dergrimm
/
hence
1
1
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Revert "Update tlrc opcode" 

This reverts commit 95ff05f154.
This commit is contained in:
Dominic Grimm 2022-09-11 09:25:20 +02:00
parent 95ff05f154
commit 604c89f72f
2 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
hence/README.md
View File

@ -10,18 +10,18 @@
# Opcodes
| Index | Name | Description | Arguments |
| ------ | ------ | ------------------------------------------------------------ | --------- |
| `0x00` | `nop` | No operation | |
| `0x01` | `push` | Push to stack | |
| `0x02` | `pop` | Pops top of stack | |
| `0x03` | `ts` | Store value into `tmp` | |
| `0x04` | `tsr` | Store register's value into `tmp` | |
| `0x05` | `tss` | Stores top of stack into `tmp` | |
| `0x06` | `tlr` | Load `tmp`'s value into register | |
| `0x07` | `tlrc` | Same as `tlr` but only executes if register `tmp`'s first bit is `1` | |
| `0x08` | `tls` | Push value of `tmp` to stack | |
| `0x09` | `dbg` | Debug | |
| `0x0a` | `alu` | Runs ALU with `tmp`'s value as operator | |
| `0x0b` | `get` | Sets `tmp` to memory at address in `tmp` | |
| `0x0c` | `set` | Sets memory to value at specific address | |
| Index | Name | Description | Arguments |
| ------ | ------ | ------------------------------------------------------------------ | --------- |
| `0x00` | `nop` | No operation | |
| `0x01` | `push` | Push to stack | |
| `0x02` | `pop` | Pops top of stack | |
| `0x03` | `ts` | Store value into `tmp` | |
| `0x04` | `tsr` | Store register's value into `tmp` | |
| `0x05` | `tss` | Stores top of stack into `tmp` | |
| `0x06` | `tlr` | Load `tmp`'s value into register | |
| `0x07` | `tlrc` | Same as `tlr` but only executes if register `a`'s first bit is `1` | |
| `0x08` | `tls` | Push value of `tmp` to stack | |
| `0x09` | `dbg` | Debug | |
| `0x0a` | `alu` | Runs ALU with `tmp`'s value as operator | |
| `0x0b` | `get` | Sets `tmp` to memory at address in `tmp` | |
| `0x0c` | `set` | Sets memory to value at specific address | |

2
hence/src/lib/emulator.rs
View File

@ -255,7 +255,7 @@ pub fn emulate(data: &mut Data) -> Result<()> {
data.set_register(data.reg_arg as u8, data.tmp);
}
0x07 => {
if data.tmp & 1 == 1 {
if data.reg_a & 1 == 1 {
data.set_register(data.reg_arg as u8, data.tmp);
}
}